

09/419439




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6

Cache Coherence

To Second-Level
Cache




Figure 7




Figure. 3A




Fig. 8A

Fig. 8B

Figure 8B







Figure 9



Two-Deep Pipeline
Figure 11




Three-Deep Pipeline
Figure 12



Four-Deep Pipeline

Figure 13



Five-Deep Pipeline

Figure 14





Figure 15

Clock Period →



CS control
 CS sets 3 deep pipeline control ~ 404
 Instruction P2 activates Compare value ~ 410
 Current abort ~ 412

Figure 16




Figure 17